
CompuLab Ltd. FACE Modules – HW Specifications Page 49 of 63
8.4.3 IDT ICS9DB102 1-to-2 Differential Clock Driver
IDT ICS9DB102 is two output clock buffer for PCIe Gen1 & Gen2 with HCSL current mode differential
outputs.
Device zero-delay buffer supports PCI Express clocking requirements. The ICS9DB102 is driven by a
differential compliant input clock. It attenuates jitter on the input clock and has a selectable PLL Band
Width to maximize performance in systems with or without Spread-Spectrum clocking.
8.4.4 MAX3221 RS232 Transceiver
Single-channel RS232 serial protocol transceiver
Implementation RS232 PHY serial protocol port
Data rate of 250kbps or more
Low power operation and auto-shutdown
8.4.5 ADM3491 RS422/RS485 Transceiver
Single-channel RS422/RS485 serial protocol transceiver
Implements RS422/RS485 PHY serial protocol
Supports full-duplex RS485 protocol with data rate of up to 10Mbps
Low power operation and auto-shutdown
8.4.6 DB15 Connectors Pinout
Table 10 – DB15 Connector Pinout
Kommentare zu diesen Handbüchern